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Abstract— Performance evaluation of the multiple output
queueing (MOQ) switch recently proposed by us is discussed
in this paper. In the MOQ switch both the switch fabric and
buﬀers can operate at the same speed as input and output
ports. This solution does not need any speedup in the switch
fabric as well as any matching algorithms between inputs and
outputs. In this paper new performance measures for the
proposed MOQ switch are evaluated. The simulation studies
have been carried out for switches with diﬀerent buﬀer ar-
rangements strategy and of capacity 2× 2, 4× 4, 8× 8, 16× 16
and 32× 32, and under selected traﬃc patterns. The simula-
tions results are also compared with OQ switches of the same
sizes.
Keywords— packet switching, switching fabric, multiple output
queueing.
1. Introduction
The tremendous increase in the speed of data transport on
optical ﬁbers has caused a need of deploying next gen-
eration network nodes (switches/routers) with high-speed
interfaces and large switching capacity. The challenges of
building new network nodes include: implementing a large
capacity switch fabric providing high-speed interconnec-
tion and devising a fast arbitration scheme resolving out-
put contention problems. One of constrains that limits
the switching capacity is the speed of memories used for
buﬀering packets to resolve contention resolution in packet
switches. Buﬀers can be placed on inputs, outputs, inputs
and outputs, and/or within the switch fabric. Depending
on the buﬀer placement respective switches are called in-
put queued (IQ), output queued (OQ), combined input and
output queued (CIOQ) and combined input and crosspoint
queued (CICQ) [1].
In [2] we have proposed a new switch architecture which
uses multiple output queueing (MOQ). In this architecture
buﬀers are located at output ports and are divided into
N separate queues. Each of N queues in one output port
stores packets from one input port. We assume, that ﬁxed-
length switching technology is used, i.e., variable-length
packets are segmented into ﬁxed-length packets, called time
slots or cells, at inputs and reassembled at the outputs. We
will use terms cell and packet interchangeably further on.
In the proposed architecture at most one packet is to be
written to the one output queue in one time slot. There-
fore, the memory speed is equal to the line speed, but the
performance of the switch is very similar to those of OQ
switch. The proposed architecture is very promising and
looks attractive for constructing high-capacity high-speed
packet switches. In this paper new results of simulation
studies carried out for the MOQ switch with diﬀerent buﬀer
arrangements strategy and selected traﬃc patterns are pre-
sented.
The rest of the paper is organized as follows. In Section 2
the general switch architecture proposed in [2] is reminded.
In the next section the parameters of simulation researches
are explained. Then performance measures for the pro-
posed switch architecture with diﬀerent buﬀer arrangements
strategy under diﬀerent traﬃc patterns are presented and
compared with results obtained for OQ. Then we come to
conclusions.
2. The switch architecture
The detailed description of MOQ switch architecture is
given in [2]. In this switch output queues are located at
output side of the switch. To reduce the memory speed an
output buﬀer at each output port is divided into N separate
queues. Each queue stores packets directed to the output
only form one input. In this way this architecture is similar
to the virtual output queueing (VOQ) switch, but multiple
buﬀers are located at output ports not at input ports. The
general architecture of the switch is shown in Fig. 1. The
switch consists of N input ports, N output ports and the
switch fabric. Input and output ports can be implemented
on separated ingress and egress cards or they may be placed
on one line card. At the output port the buﬀer memory is
divided into N separate queues. Each queue stores packets
directed from one input port. The output queue denoted
by OQ j,i at the output port j stores packets directed to
this output port from input i. At one time slot each input
port can send at most one packet and each output port can
receive up to N packets, each from diﬀerent input ports.
Therefore, these packets can be simultaneously written
to N queues.
The main advantage of these architecture is that it can op-
erate at the same speed as input and output ports, and
the lack of arbitration logic, which decides which pack-
ets from inputs will be transferred through the switch fab-
ric to output ports (this arbitration mechanism is needed
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in VOQ switches). However, since we have N queues in
each output port, it is necessary to use an output arbiter,
which chooses a packet to be sent to the output line. We
propose to use round-robin scheme, which is widely used
because of its fairness. The switch fabric in the proposed
switch should have a capacity of N ×N2 and should be
nonblocking at the packet level.
Fig. 1. The switch architecture with multiple output queueing.
In [2] we have shown that the MOQ switch has the hard-
ware and wiring complexity similar to the VOQ switch,
but for uniform traﬃc its performance is very similar to
the OQ switch. In this paper more research results are
given for uniformly and non-uniformly distributed traﬃcs.
3. Buﬀer arrangements
Buﬀers in output ports are arranged into N separate queues.
When N packets from N input ports are directed to one out-
put port in the same time slot, each packet is written to the
diﬀerent queues. Therefore, the memory speed is the same
as the line speed. Buﬀers may be arranged as separate
queues with independent write pointers or as a memory
bank with one pointer which points the same memory cells
in each queue. The implementation of this two buﬀer ar-
rangements strategies in hardware can inﬂuence the costs
of MOQ switch.
Packets from N queues in each output port are read out
using the round-robin algorithm. When independent write
pointers are used, the round-robin pointer, denoted by RR
(Fig. 1), is moved to the queue next to those read out in
the previous time slot. When packets are written to the
same position of the buﬀers (one write pointer is used),
the operation of RR is modiﬁed in such a way, that when
all packets from the same position are already read out,
the RR is set back to 0. The operation of these two ar-
rangements will be described by means of the following
example.
In the ﬁrst case the separate pointer is assign to each
queue. This pointer, denoted by MPj,i, points the end of
queue OQ j,i, where the next incoming packet to output j
from input i will be written to. The example for output x
is shown in Fig. 2. It is assumed that all queues are empty
at the beginning of the ﬁrst time slot. Pointers are shown
by arrows which show the state of the pointers at the end
of respective time slots. In the ﬁrst time slot two packets
(numbered 1 and 2) from inputs 0 and 1 arrive to the con-
sidered output x. The round-robin pointer (RR) is set to 0
(the head of line blocking (HOL) packet from OQx,0 has the
highest priority). Since buﬀer OQx,0 is empty, the packet
from input 0 is immediately directed to the output, the RR
pointer is set to 1, and packet 2 is stored in OQx,1. The
state of RR at the end of the time slot is shown in Fig. 2.
The pointer of OQx,1 is moved to the next memory cell.
In the next time slot packets from inputs 0, 1 and 3 ar-
rive (numbered 3, 4, and 5, respectively). They are stored
in respective queues, while packet 2 from OQx,1 is sent
out. During the third time slot packets 6, 7 and 8 arrive
from inputs 1, 2, and 3, respectively. Since RR is now set
to 2 and buﬀer OQx,2 is empty, packet 7 is sent directly
to the output, while packets 6 and 8 are stored in OQx,1
and OQx,3. In the next time slot packet 5 will be sent out
from OQx,3. The sequence of packets from the same input
port is preserve.
In the second case there is one pointer for all queues. This
pointer, denoted by MPj, points to the memory cells in
all queues of output j, where the next incoming packets
will be written to. The example is shown in Fig. 3. In
the ﬁrst time slot two packets (numbered 1 and 2) from
inputs 0 and 1 arrive to the considered output x. The round-
robin pointer (RR) is set to 0 (the HOL packet from OQx,0
has the highest priority). Since buﬀer OQx,0 is empty, the
packet from input 0 is immediately directed to the output,
packet 2 is stored in OQx,1, the MPx is moved to the next
memory cells in all queues (shown by arrows in Fig. 3),
and the RR pointer is set to 1 (here also the state of RR
is shown et the end of the time slot). In the next time
slot packets from inputs 0, 1 and 3 arrive (numbered 3, 4,
and 5, respectively). They are stored in the second memory
cell of respective queues, while packet 2 from OQx,1 is sent
out. After this packet is read out, there is no any packet
in the ﬁrst memory cell in all queues. Therefore, the next
cells in the queues are moved to the HOL position, and
the RR is set to 0. During the third time slot packets 6, 7
and 8 arrive from inputs 1, 2, and 3, respectively. Since
RR is now set to 0, packet 3 from OQx,0 is sent to the
output, while new packets are written to the buﬀer. In the
next three time slots packets 4, 5, and 6 will be sent out
from OQx,1, OQx,3, and OQx,1, respectively.
In this second approach all packets which arrive to the given
output are written in the same position of each buﬀer. So
we can use only such positions where all memory cells
are empty. When in the given time slot less than N pack-
ets arrive to the output, some memory cells will be empty
and they could not be used to store packets until all packet
in the same position of all buﬀers are read out. There-
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Fig. 2. The example of buﬀer operation with separate pointers.
Fig. 3. The example of buﬀer operation with one pointer.
fore, the memory is not used as eﬃciently as in the ﬁrst
approach.
4. Simulation experiments
4.1. Packet arrival models
The Bernoulli arrival model is considered in the paper. In
this arrival model cells arrive at each input in a slot-by-slot
manner. Under Bernoulli arrival process, the probability
that there is a cell arriving in each time slot is identical
and is independent of any other slot. The probability that
cell may arrive in a time slot is denoted by p and is referred
to as the load of the input [3]. This kind of traﬃc deﬁnes
a memoryless random arrival pattern.
4.2. Traffic distribution models
We consider several traﬃc distribution models which de-
termines the probability that a cell which arrive in an input
will be directed to the certain output. The considered traﬃc
models are:
Uniformly distributed traﬃc – this type of traﬃc is
the most commonly used traﬃc proﬁle test in the litera-
ture [4–6]. In a uniformly distributed traﬃc probability pi j
that packet from input i will be directed to output j is uni-
formly distributed through all outputs, i.e.,
pi j = p/N ∀i, j. (1)
Non-uniformly distributed traﬃc – in this traﬃc model
some outputs have a higher probability of being selected,
and respective probability pi j was calculated according to






for i = j
p
2(N−1)
for i 6= j .
(2)
Diagonally distributed traﬃc – in this model the traf-
ﬁc is concentrated in two diagonals of the traﬃc matrix,
and the probability that a packet will be directed to any
of the two outputs is equal to p/2 [4–7]. This loading is
skewed in the sense that input i has packets only for out-
puts i and |i+1|, where |k| denotes the modulo N operation
(|k|= k mod N).
Log-diagonally distributed traﬃc – for a log-diagonally
distributed traﬃc, the traﬃc matrix is deﬁned by equa-
tion [4, 6]:
pi j = 2pi| j+1| (3)
and ∑i pi j = p. (4)
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For example, the load distribution at input 1 across out-
puts is
p1 j = 2N− j p/(2N −1) . (5)
Lin-diagonally distributed traﬃc – this traﬃc is a fur-
ther modiﬁcation of diagonally distributed traﬃc. Lin-




with d = 0, ...,N − 1, then pi j = pd if j = |i + d|N . This
traﬃc model is an intermediate case between the uniformly
and log-diagonally distributed traﬃcs in which the load
decreases linearly from one diagonal to the other [8].
5. Performance evaluation
In this section performance evaluation of the MOQ switch
will be presented and compared with OQ switches. Simu-
lation results indicate that mean time delay (MTD in time
slots) and cell lose probability for MOQ switches with dif-
ferent buﬀer arrangements strategy are very similar and
diﬀerences are unnoticeable. Thus only results for separate
pointers are presented. The results have been obtained for
switches of diﬀerent sizes: 2×2, 4×4, 8×8, 16×16, and
32×32. The results for switches of diﬀerent sizes are very
similar in shapes. The adopted buﬀer size assures — for
each value of traﬃc load — stable values of MTD (the
application of larger buﬀers do not lead to increase this
Fig. 4. The MTD for Bernoulli arrivals with diﬀerent distributed
traﬃc in a 16× 16 switch with MOQ (L = 16) and OQ (L =
inﬁnity).
waiting time). For OQ switch we have assumed that the
buﬀer size is inﬁnity. Results for OQ will be presented
only for Bernoulli arrivals and uniformly distributed traﬃc
and will be obtained from calculations based on formulas
given in [3].
In Fig. 4 diﬀerent traﬃc distribution models are compared
in 16×16 MOQ switch, where buﬀer size is equal to 16.
The highest MTD in MOQ switch is observed for uniformly
distributed traﬃc. This kind of traﬃc gives similar MTD
values for MOQ and OQ switches but MOQ is slightly
better.
The MTD in MOQ switches of diﬀerent sizes versus p for
uniform traﬃc and L = 16 is plotted in Fig. 5. It can be
seen that when the switch size is growing the MTD also
grows but very slowly. This delay is almost the same as the
theoretical MTD calculated for OQ switches of the same
capacities.
Fig. 5. The MTD for Bernoulli arrivals with uniformly dis-
tributed traﬃc and for diﬀerent capacities of MOQ (L = 16) and
OQ switches (L = inﬁnity).
Another important performance measure for packet
switches is the cell loss probability (CLP). Figure 6 com-
pares CLP obtained for MOQ switch with the results calcu-
lated for the OQ switch. CLP for OQ switch is calculated
from formula CLP = 1− (ρ0/p), where p is the oﬀered
load. Proof of this formula can be found in [3]. It is intu-
itively clear, that the proposed switch architecture requires
greater total number of memory cells (N buﬀers for each
output port) in order to keep the same value of CLP param-
eter as in the case of switches with single output queue for
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Fig. 6. The CLP for Bernoulli arrivals with diﬀerent distributed
traﬃc and for diﬀerent lengths of buﬀers in MOQ and OQ 16×16
switches.
each output port. From Fig. 6 it can be seen that when the
length of each buﬀer is equal to the same value (it means
that in OQ we use L memory cells for one output while
in MOQ we use N×L memory cells for one output) then
CLP in MOQ switch is about one order of magnitude better
than CLP in OQ switch. CLP for long buﬀers (L = 16) is
practically unnoticeably in our simulations.
6. Conclusions
We have presented the packet switch architecture which
uses multiple output queueing and its performance under
diﬀerent traﬃc patterns. Our studies lead us to conclusion
that buﬀer arrangements strategy is only important for the
practical switch implementation not for performance of the
switch fabric. The hardware complexity of MOQ architec-
ture is very similar to VOQ switch but its performance is
very comparable to OQ switch. The MTD is the same for
both MOQ and OQ architectures for uniformly distributed
traﬃc. The CLP is better for MOQ than for OQ, how-
ever, N times more memory cells are used in the MOQ
switch architecture. The MOQ architecture is also very
promising since it can naturally support multicast traﬃc. It
should be also noted, that the MOQ switch can be also mod-
iﬁed to support diﬀerent traﬃc priorities. Each of N output
buﬀers of each output port can be further divided to sup-
port diﬀerent packet priorities. Evaluation of such switch
architecture is also the subject of further studies.
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